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C-V Characterizations of HfLaO films
A variety of characterization techniques have been utilized to understand the properties of high-k dielectrics. Two characterization methods are focused on in this work, which are electrical characterizations and X-ray photoelectron spectra (XPS). show the La 3d and Hf 4f core level XPS (ex situ) of 18 nm thick HfLaO films grown on silicon substrate. Figure S3 show the J-V characteristics of thin HfLaO film used in this work under both polarities for +V g and -V g , respectively. The breakdown voltage is ~ -8 V.
XPS Characterizations of HfLaO films

J-V characteristics of thin HfLaO films
Fig. S3. J-V characteristics of thin HfLaO films.
Gate dielectric requirements for BP electronics.
From the device physics point of view, the physical thickness of the gate dielectric needs to be thick enough to prevent gate leakage current from direct tunneling, with a high dielectric constant for better electro-static control, which is the main reason of using high-k dielectrics in deeply-scaled nanoelectronics. More importantly, the electron affinity and energy bandgap need to be properly matched to those of semiconductors, i.e., to have large enough conduction band offset and valence band offset (typically more than 1 eV) to prevent leakage current from carrier emission. Also from the material point of view, large area, uniform gate dielectrics with fast growth rate and mild thermal budget are desirable in electronic device applications. Atomic layer deposited high-k HfLaO has several advantages such as wafer-scale and high-quality films with controllable thickness down to atomic layer at relatively low temperature, and the dielectric constant is more than 20, which is also compatible with Si CMOS process and can be applied to 2D-electronic devices including BP.
5. Temperature-dependent transport properties of BP transistor. Figure S4A and S4B show the transfer characteristics at V d = -0.05 V and -0.5 V for the 100 nm channel length back-gated BP device at 300 and 20 K. Clearly, BP transistors demonstrate a p-type dominating behavior at both temperatures, which is consistent with the previous studies (5). With a 100 nm channel length, this device has a modest on/off ratio of 312 and 155 for V d = -0.05 V and -0.5 V at 300 K, respectively. The decrease in on/off ratio at high V d is attributed to the increased hole injection from source to channel at high drain field at short channels and the rise of ambipolar behavior (5). When the temperature decreases to 20 K, the corresponding on/off ratios increase to 1.2×10 9 and 8.6×10 3 , respectively. Meanwhile, this on/off ratio at V d = -0.05 V is more than five orders of magnitude higher than that of a BP back gate transistor using thick SiO 2 as dielectrics under similar drain bias voltage, indicating an excellent electrostatic control using ultra-thin high-k dielectrics. Transfer characteristics of the same device at 20 K.
Charge injection at metal-black phosphorus contacts
It is well known that the mobility and on/off ratio of BP FETs are strongly dependent on the 
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Where ρ c is the contact resistivity, R S is the sheet resistance under the contact, L T is the contact transfer length, L c is the length and L W is the width of the contact (8).
To gain further insight into the high delivering current, we performed temperature-dependent experiments to evaluate the R c using transfer length method (TLM). R c for Ni contact metal as a function of temperature at various gate biases is shown in fig. S5A . It is obvious that R c can be tuned by the back gate voltage, up to a minimum value of 0.7 kΩ·µm at V bg = -4 V at room temperature due to the very high electrostatic doping, which is critical to achieving high performance short channel devices (8). In addition, the R c also strongly depends on temperature and decreases with temperature for V bg < -1.9 V, reaching a low value of 0.4 kΩ·µm at V bg = -4 V at 20 K. This is the best value reported so far on BP with Ni metal contact and demonstrates the potential of high electrostatic doping to achieve low R c for high performance nanoelectronics (9, 19) . In order to study the Schottky barrier height, we fit the data at V d = -0.05 and -0.5 V to the classical thermionic emission equation of Schottky barriers
where A is the contact area, A* is the Richardson constant, e is the electron charge, k B the Boltzmann constant, Φ b is the Schottky barrier height, and n is the ideality factor. The extracted Schottky barrier height is shown in fig. S5B . Similar to the graphene-BP contact, 
